According to the evolution between each new technological generation of CMOS ICs, TTRS suggests a reduction in interconnect sizes by a factor of around square root of 2. In this paper a reference design rule is based on a perfectly controlled technology of the CMOS 45 run node, with interconnects width equal to their separation space. Our works are focused on the impact on signal transmission speed and delay along interconnects of decreasing the space or width. To avoid new industrial manufacturing constraints on cost and reliability, this study is perfonned without modifYing process and materials used in the BEOL of CMOS 45 nm Ie. We will study interconnects of 50 run width, with a 50 run space between lines in accordance with CMOS 32 run FEOL requirements. In the second time we will relax geometrical constraints to enlarge the scope of application.
Introduction
According to Moore's law, each new generation of ICs has to target a high level of integration. With the dimension shrink and the clock frequency increase, power consumption, delay time and parasitic crosstalk level require a strong decrease in order to maintain high interconnect perfonnance.
LTRS [1] recommends 17 % of improvement on performance when technology scales down from one node to the other.
Thus, the achievement of efficient interconnect networks in the Back End Of Line (BEOL) is a difficult challenge for designers. They are confronted to an increase of distributed interconnect resistances. This effect comes from the reduction of the cross-section of copper wires, causing also a higher resistivity of copper and a higher ratio between metallic barrier and copper thicknesses when dimensions fall [2] , [3] .
Moreover performance suffers from increase of capacitance and especially mutual capacitance with the interconnect space decrease. To get round this problem, large drivers with fast responses can be chosen by designers. Nevertheless, these drivers generate costly growth of silicone area in the IC and are not always sufficient to guaranty required perfonnance, especially for critically long interconnects (few hundred of flm). The only remaining degree of freedom for the designer consists in relaxing interconnects density in one metal level because process, materials and technological stacks are laid down.
In a first step different EM simulations are carried out on interconnects from the 45 run to the 32 run generations in order to extract RLCG parameters [4] and access sensibility of interconnect width-space pair on line parameters, without modifying the various technological stages of manufacture, nor the materials used. Because of the high density of the BEOL network, not only self RLCG but also neighbouring mutual parameters between interconnects are considered.
Moreover, access resistances at the interface due to contacts and inter levels vias are also taken into account. In a second part we will evaluate the interconnect network performance inside the same metal level. Two main features are concerned : the worst-case crosstalk level and the worst-case delay. Time domain simulations are achieved to obtain performance according to different driver sizes. In a third part, we will look at if by relaxing interconnect density in some dedicated intermediate metal level, interconnects can be advantageously spaced or widened without significantly going against integration, in addition satisfY the performance gain required and enlarge the scope of application. 
SiCN
The Cu interconnects stand between two very dense metal layers, so that perfect metallic walls are taken into account on both sides of the wires. We used these dedicated ground planes as return paths. Self and coupled RLCG parameters are accurately evaluated by electromagnetic simulations. These last take into account interconnect width W, space S and thickness t, dielectric high h as well as technologic stack including material properties, metallic and dielectric barriers, as illustrated on Figure 1 . 1E-10 2E-10 3E-10 4E-10 5E 10 One knows that higher the frequency of the signals to be transmitted is, shorter interconnects must be. To increase this one, the minimum buffer size (lNV min) can be increased by a factor two or four. Figure 5 illustrates the variations obtained for these three different buffer sizes.
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It is worthy to note that a limitation exists due to the crosstalk voltage which appears on the central line at a constant logic level when the two adjacent lines commutate with the same transition. This limitation is around 220 fim for INVmin and 140 fim for INVmin x 4. In the following it will be questioned if it is better to increase the width of the lines to decrease their resistances or to increase the space between the lines to decrease the coupling capacitances. The aimed performance metric will be the maximum reachable interconnect length meeting a given specified transmission rate.
Interconnect density relaxation.
The variations given on Figure 6 show that the width increase (W = 70 nm) does not help to increase the maximum frequency of the signals to be transmitted. Nevertheless this configuration allows the use of longer interconnects, since it involves also a reduction of the crosstalk voltage. 
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Len gth of l in e s ()Jm) Moreover the structure 50/50 with a buffer twice larger fully satisfied the improvement conditions necessary when technology scales down from 45 nm to 32 nm . Indeed the maximum frequency to be used is in average 50 % higher and the worst-case delay always 25 % faster, on this length range ( Figure 8 ).
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Conclusion
We showed in this paper that high density interconnects 
